/*	$NetBSD: piixreg.h,v 1.3 2005/12/11 12:17:44 christos Exp $	*/

/*
 * Copyright (c) 1999, by UCHIYAMA Yasushi
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. The name of the developer may NOT be used to endorse or promote products
 *    derived from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

/*
 * Register definitions for the Intel PIIX PCI-ISA bridge interrupt controller
 * and ICHn I/O controller hub
 */

/*
 * PIRQ[A-D]# - PIRQ ROUTE CONTROL REGISTERS
 * PCI Configuration registers 0x60, 0x61, 0x62, 0x63
 *
 * PIRQ[E-H]# - PIRQ ROUTE CONTROL REGISTERS (ICH2 and later only)
 * PCI Configuration registers 0x68, 0x69, 0x6a, 0x6b
 */

#define PIIX_LEGAL_LINK(link) ((link) >= 0 && (link) <= piix_max_link)

#define PIIX_PIRQ_MASK 0xdef8
#define PIIX_LEGAL_IRQ(irq)                                                    \
  ((irq) >= 0 && (irq) <= 15 && ((1 << (irq)) & PIIX_PIRQ_MASK) != 0)

#define PIIX_CFG_PIRQ 0x60  /* PCI configuration space */
#define PIIX_CFG_PIRQ2 0x68 /* PCI configuration space */
#define PIIX_CFG_PIRQ_NONE 0x80
#define PIIX_CFG_PIRQ_MASK 0x0f
#define PIIX_PIRQ(reg, x) (((reg) >> ((x) << 3)) & 0xff)

/*
 * ELCR - EDGE/LEVEL CONTROL REGISTER
 *
 * PCI I/O registers 0x4d0, 0x4d1
 */
#define PIIX_REG_ELCR 0x4d0
#define PIIX_REG_ELCR_SIZE 2
