




https://electronics.stackexchange.com/questions/206926/connecting-a-rj45-magjack#206927  
 https://www.snapeda.com/parts/SI-52003-F/Stewart%20Connector/view-part/?ref=dk&t=SI-52003-F



XXX: Place cap physically close to RJ45 CT pin

SiLabs 3404 non-isolated class 2 PD POE.  
 Optimizing for BOM price and size for now.

(C) Roman Valls Guimera (brainstorm at nopcode dot org)

Sheet: /ethernet + POE/  
 File: ethernet.sch

**Title:**

Size: A4


Date:

KiCad E.D.A. kicad (2017-10-17 revision 537804b)-master

**Rev:**

Id: 2/4

Those pins are reserved on the mpcie spec  
RAK833 LoRa GW uses them for SPI, perhaps  
others like n-fuse will use the same in the future?



Pins mapped according to n-fuse datasheet:  
<https://www.n-fuse.co/products/lrwcx/lrwcx-mpcie-datasheet.pdf>

MiniPiCe (reserved) SPI pins according to RAK833 datasheet.

(C) Roman Valls Guimera (brainstorm at nopcode dot org)

Sheet: /minipcie/

File: minipcie.sch

**Title:**



Size: A4

Date:

KiCad E.D.A. kicad (2017-10-17 revision 537804b)-master

**Rev:**

Id: 3/4



Overlay of SD and microSD footprints to give (backwards compatible) options to the consumer.

Sheet: /sdcard/  
File: sdcard.sch

**Title:**

Size: A4  
KiCad E.D.A. kicad (2017-10-17 revision 537804b)-master

Date:  
Id: 4/4

**Rev:**