# Problem Statement

Consider the function f shown in the Karnaugh map below:

![alt text](image.png)

Implement this function. d is don't-care, which means you may choose to output whatever value is convenient.


<details>
    <summary><h3> Solution </h3>
</summary>

![alt text](image-1.png)

$OUT = X_3 \overline{X_1}+X_4X_2$

Find the verilog file [here](solution_verilog.v)


</details>