# Problem Statement

Implement the circuit described by the Karnaugh map below.

![alt text](image.png)


<details>
    <summary><h3> Solution </h3>
</summary>

![alt text](image-1.png)

Find the verilog file [here](solution_verilog.v)

</details>