| Digital Power Starter Kit 3 Firmware dsPIC33C Boost Converter Voltage Mode Control Example |

CPU_INTTREG_s Struct Reference

`#include <fault_handler/drivers/drv_trap_handler.h>`

Collaboration diagram for CPU_INTTREG_s:

## Detailed Description

Definition at line 169 of file drv_trap_handler.h.

## Field Documentation

## ◆ ILR

volatile unsigned ILR

Bit #8-11: New Interrupt Priority Level.

Definition at line 174 of file drv_trap_handler.h.

## ◆ unsigned

volatile unsigned

Bit #12: Reserved.

Bit #15: Reserved.

Bit #14: Reserved.

Definition at line 175 of file drv_trap_handler.h.

## ◆ value

volatile uint16_t value

Definition at line 181 of file drv_trap_handler.h.

## ◆ VECNUM

volatile unsigned VECNUM

Bit #0-7: Pending Interrupt Number List.

Definition at line 173 of file drv_trap_handler.h.

## ◆ VHOLD

volatile unsigned VHOLD

Bit #13: Vector Number Capture Enable bit.

Definition at line 176 of file drv_trap_handler.h.

The documentation for this struct was generated from the following file:

- dpsk_boost_vmc.X/sources/fault_handler/drivers/drv_trap_handler.h